

1
2
3

-REM I

IDENTIFICATION

PRODUCT CODE: AC-E9268-MC
PRODUCT NAME: CXADBB0 AD-11K MODULE
PRODUCT DATE: SEPTEMBER 1978
MAINTAINER: DEC/X11 SUPPORT GROUP

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS MANUAL.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED TO THE PURCHASER UNDER A LICENSE FOR USE ON A SINGLE COMPUTER SYSTEM AND CAN BE COPIED (WITH INCLUSION OF DIGITALS COPYRIGHT NOTICE) ONLY FOR USE IN SUCH SYSTEM, EXCEPT AS MAY OTHERWISE BE PROVIDED IN WRITING BY DIGITAL.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1976, 1978 DIGITAL EQUIPMENT CORPORATION

1.0 ABSTRACT

ADR IS AN IOMOD THAT EXERCISES THE AD1LK ANOLOG MODULE. THIS MODULE REQUIRES ONLY AN ANOLOG SETUP ON CHANNEL ZERO IN ORDER TO BE RUN. HOWEVER, WITH A SPECIAL SETUP, MORE OPTIONS CAN BE CHOSEN. ONE OPTION IS THE USE OF THE KW1LK (DUAL REAL TIME CLOCK) DEVICE. THIS OPTION ALLOWS EXERCISING CONVERSIONS WITH THE PDP-11 CPU THAT IS AVAILABLE. AD1LK CONVERSIONS WILL BE STARTED AT RANDOM TIMES TO ALLOW FOR MAXIMUM BUS NOISE DURING THE CONVERSION. IF THIS OPTION IS SELECTED, YOU MUST DESELECT THE MODULE KWD FROM A DEC/X11 RUN. WITH NORMAL OPERATION, RMS NOISE AND PEAK NOISE ARE SAMPLED ON CHANNEL ZERO AND COMPARED AGAINST A LIMIT. WITH THE SECOND OPERATION OPTION, MORE CHANNELS MAY BE SPECIFIED TO RUN THE NOISE TESTS. OF THE THIRD OPTION, ALLOW FOR SAMPLING OF ONE TO ALL THE CHANNELS OF THE AD1LK. A CHECK IS MADE TO SEE THAT ALL INPUT VOLTAGE REMAINS WITHIN AN ALLOWED TOLERANCE. LOCATION OF ANYTHING THIS MODULE TO CHANGE ANY LIMIT, OR TO FORCE TYPEOUT OF ANY VALUE.

2.0 REQUIREMENTS

HARDWARE: ONE AD1LK
ONE WRAPAROUND MODULE (OPTIONAL)
ONE KW1LK (OPTIONAL)

STORAGE:: ADB REQUIRES:

- 1. DECIMAL WORDS: 881
- 2. OCTAL WORDS: 1561
- 3. OCTAL BYTES: 3342

3.0 PASS DEFINITION

ONE PASS OF THE ADR MODULE CONSISTS OF GENERATING 8244(DECIMAL) INTERRUPTS (CONVERSIONS).

4.0 EXECUTION TIME

ONE PASS OF THE ADB MODULE RUNNING ALONG TAKES APPROXIMATELY ONE MINUTE.

5.0 CONFIGURATION REQUIREMENTS

DEFAULT PARAMETERS:

DEVADR: 170400, VECTOR: 340, BRI: 6
DEVcnt: 1, SRI: 0

REQUIRED PARAMETERS:

NONE IF SRI=1

IF SRI BITS 1 2=1 THEN SEE OPERATION OPTIONS

6.0 DEVICE/OPTION SETUP

SRI=000 AN ANOLOG GROUND MUST BE PAT ON CH. 0.

SRI BIT0=1 THE KW11K OPTION MUST BE CONNECTED TO THE AD11K OPTION.

SRI BIT1=1 ALL CHANNELS SPECIFIED MUST HAVE AN ANOLOG GROUND.

7.0 MODULE OPERATION

1. (START) BIT EXERCISE CSR

2. SET TEST CHANNEL TO ZERO

3. (RESTART) PREFORM RMS NOISE CHECK ON SPECIFIED CHANNEL.
(ADRS1)
WE FIRST USE SAR TO FIND THE DAC VALUE THAT PRODUCES A SPLIT FOR THE LEFT BOUNDARY OF NOISE. THEN WE USE SAR TO FIND THE DAC VALUE THAT PRODUCES A SPLIT FOR THE RIGHT BOUNDARY OF NOISE. THEN WE SUBTRACT THE TWO DAC VALUES AND WE COMARE A VALUE FOR THE 68% AREA OF NOISE (RMS). IT IS THEN COMPARED AGAINST THE ALLOWED LIMIT TO SEE IF EXCESSIVE NOISE IS ON THE CHANNEL.

4. (ADPK1) PREFORM PEAK NOISE CHECK ON SPECIFIED CHANNEL.
(ADPK1) THIS IS A PEAK NOISE TEST. WE FIRST USE SAR TO FIND THE DAC VALUE THAT PRODUCES A SPLIT FOR THE LEFT BOUNDARY OF NOISE. THEN WE USE SAR TO FIND THE DAC VALUE THAT PRODUCES A SPLIT FOR THE RIGHT BOUNDARY. WE THEN SUBTRACT THE TWO DAC VALUES AND WE HAVE

ADBB DEC/X11 SYSTEM EXERCISER MODULE
XADBB0.P11 12-OCT-78 11:43

MACY11 30A(1052) 12-OCT-78 16:16 PAGE 5

VALUE OF 98% AREA OF NOISE (PEAK). IT IS THEN COMPARED
AGAINST THE ALLOWED LIMIT TO SEE IF EXCESSIVE NOISE IS ON THE

SEQ 0004

CHANNEL.

5. IF MULTIPLE CHANNELS ARE SELECTED FOR NOISE TESTING TEST NEXT CHANNEL, IF SINGULAR REPEAT CHAN. 0.
6. IF MULTI-CHANNEL SAMPLING IS SELECTED, TAKE SAMPLES ON EACH CHANNEL SPECIFIED, AND COMPARE THE AVERAGE OF THE SAMPLES AGAINST THE OLD AVERAGE FOR THE CHANNEL. IF THE DIFFERENCE IS GREATER THAN THE TOLERANCE, REPORT THE DATA ON THAT CHANNEL.
7. REPORT END PASS.
8. (SAR) SAR IS A SUCCESSIVE APPROXIMATION ROUTINE. IT IS USED TO FIND A DAC VALUE THAT PRODUCES A DESIRED SPLIT. IT DOES THIS BY TRYING A DAC VALUE AND TAKING 512 CONVERSIONS ON THE A/D. IF THE AMOUNT OF THE SAMPLES IS LOWER THEN SPECIFIED IT INCREASES THE DAC VALUE. IF THE AMOUNT OF SAMPLES IS HIGHER THEN SPECIFIED, IT DECREASES THE DAC VALUE. IF THE END DAC VALUE IS EITHER, 000 OR 377 WE HAVE A "HARPAROUND" ERROR. THIS OCCURS WHEN WE ARE UNABLE TO ADJUST THE DAC TO PRODUCE A DESIRED SPLIT, AND INDICATES EXCESSIVE NOISE ON A CHANNEL.
9. (RANDY) THIS IS A RANDOM NUMBER GENERATOR. IF THE KW1K CLOCK OPTION IS SELECTED WE GET THE NUMBER THAT WE PUT INTO THE CLOCK PRESET REGISTER FROM THIS ROUTINE.

8.0 OPERATIONS OPTIONS

1. VALID SR1 VALUES

SR1 BIT	ENABLE/DISABLE	FUNCTION
0	0	INHIBIT USE OF CLOCK OPTION.
0	1	ENABLE USE OF CLOCK OPTION. NOTE: IF ENABLED, YOU MUST DESELECT KWDA FROM DEC/X11 RUN.
1	0	INHIBIT SAMPLING OTHER CHANNELS FOR STABLE INPUT.
1	1	ENABLE SAMPLING CHANNEL ZERO THROUGH CHANNEL SPECIFIED BY CLSTCH (164) FOR STABLE INPUT (++) TOLERANCE SPECIFIED BY OFFALL (170)
2	0	USE CHANNEL ZERO ONLY FOR NOISE TESTING.
2	1	USE CHANNEL ZERO THROUGH THE CHANNEL SPECIFIED IN NLSTCH (166) FOR NOISE TESTING.

2. THE FOLLOWING ARE LOCATIONS WITHIN THIS MODULE THAT ENABLE THE USER TO CHANGE LIMITS AND SPECIFY CHANNELS.

LOCATION	APC	FUNCTION
ARMLIM	216	SPECIFIES MAXIMUM LIMIT FOR RMS NOISE. MAY BE CHANGED TO ZERO TO FORCE TYPEOUT OF RMS NOISE ON A CHANNEL RUNNING IN A SYSTEM ENVIRONMENT.
APXLM	220	SPECIFIES MAXIMUM LIMIT FOR PEAK NOISE. MAY BE CHANGED TO ZERO TO FORCE TYPEOUT OF PEAK NOISE ON A CHANNEL RUNNING IN A SYSTEM ENVIRONMENT.
CLSTCH	164	IF SR1 BIT1=1 USED TO SPECIFY END CHANNEL FOR SAMPLING STABLE INPUT.
OFFALL	170	IF SR1 BIT1=1 USED TO SPECIFY TOLERANCE OF STABLE CHANNEL. PRESET BY MODULE TO "000002".
NLSTCH	166	IF SR1 BIT2=1 USED TO SPECIFY END CHANNEL FOR NOISE TESTING.

9.0 NON-STANDARD PRINTOUTS

1. IF A CHANNEL HAS EXCESSIVE RMS NOISE, IT REPORTS IT IN AN ERROR CALL AND A MSGN CALL:
(EXAMPLE)
ON CH. 00 A/D RMS NOISE=0.52 LSB (LIMIT=.25LSB)
2. IF A CHANNEL HAS EXCESSIVE PEAK NOISE, IT REPORTS IT IN AN ERROR CALL AND A MSGN CALL:
(EXAMPLE)
ON CH. 00 A/D PEAK NOISE=2.57LSB(LIMIT=2.00LSB)
3. IF THERE IS AN EXCESSIVE AMOUNT OF NOISE SO THAT THE DAC CANNOT BE ADJUSTED, IT REPORTS IT IN AN ERROR CALL AND A MSGN CALL:
(EXAMPLE)
PEAK WRAPAROUND ERROR ON CHAN. 00
4. IF A CHANNEL IS FOUND TO BE UNSTABLE IN STABLE INPUT SAMPLING, IT REPORTS IT IN A MSGN CALL:
(EXAMPLE)
ON CHAN 14 OLD AVERAGE=4066 NEW AVERAGE=4000

```

1
; TITLE ADDR DEC/K11 SYSTEM EXERCISER MODULE
; DORCOM VERSION 8 23-NOV-78
; *****-LIST BIN *****
000000-
000000- 042101 041102 040
000005- 000
000006- 170400
000010- 000340
000012- 300
000013- 200
000014- 000001
000016- 000000
000020- 000000
000022- 000000
000024- 000000
*****
000026- 140000
000030- 000300
000032- 000204
000034- 000000
000036- 000001
000040- 000000
000042- 000000
000044- 000000
000046- 000000
000050- 000000
000052- 000000
000054- 000000
000056- 000000
000058- 000000
000060- 000000
000062- 000000
000064- 000000
000066- 000000
000070- 000000
000072- 000000
000074- 000000
000076- 000000
000100- 000000
00102- 000000
00104- 000000
00106- 000000
00110- 000000
00112- 001130
00114- 000000
00116- 000000
00120- 000000
*****
RECIN:
MODNAM: .ASCII /ADDR / ;MODULE NAME
XFLAG: .BYTE OPEN ;USED TO KEEP TRACK OF WBUFF USAGE
ADDR: 170400+0 ;1ST DEVICE ADDR.
VECTOR: 340+0 ;1ST DEVICE VECTOR.
BR1: .BYTE PRTY6+0 ;1ST BR LEVEL.
BR2: .BYTE PRTY4+0 ;2ND BR LEVEL.
DVID1: +1 ;DEVICE INDICATOR 1.
SR1: OPEN ;SWITCH REGISTER 1.
SR2: OPEN ;SWITCH REGISTER 2.
SR3: OPEN ;SWITCH REGISTER 3.
SR4: OPEN ;SWITCH REGISTER 4.
*****
STAT: 140000 ;STATUS WORD.
INIT: START ;MODULE START ADDR.
SPOINT: MODSP ;MODULE STACK POINTER.
PASCNT: 0 ;PASS COUNTED.
ICOUNT: 1 ;# OF ITERATIONS PER PASS=1
ICOUNT: 0 ;LOC TO COUNT ITERATIONS
SOPCNT: 0 ;LOC TO SAVE TOTAL SOFT ERRORS
HRDCHT: 0 ;LOC TO SAVE TOTAL HARD ERRORS
SOPPAS: 0 ;LOC TO SAVE SOFT ERRORS PER PASS
HRDPAS: 0 ;LOC TO SAVE HARD ERRORS PER PASS
SYSCNT: 0 ;# OF SYS ERRORS ACCUMULATED
RANDOM: 0 ;HOLDS RANDOM # WHEN RAND MACRO IS CALLED
CONFIG: 0 ;RESERVED FOR MONITOR USE
RES1: 0 ;RESERVED FOR MONITOR USE
RES2: 0 ;RESERVED FOR MONITOR USE
SVR0: OPEN ;LOC TO SAVE R0.
SVR1: OPEN ;LOC TO SAVE R1.
SVR2: OPEN ;LOC TO SAVE R2.
SVR3: OPEN ;LOC TO SAVE R3.
SVR4: OPEN ;LOC TO SAVE R4.
SVR5: OPEN ;LOC TO SAVE R5.
SVR6: OPEN ;LOC TO SAVE R6.
CSRA: OPEN ;ADDR OF CURRENT CSR.
SBDR: 0 ;ADDR OF GOOD DATA, OR
ACSR: OPEN ;CONTENTS OF CSR.
WASADR: 0 ;ADDR OF BAD DATA, OR
ASTAT: OPEN ;STATUS REG CONTENTS.
ERRTP: 0 ;TYPE OF ERROR.
ASB: OPEN ;EXPECTED DATA.
AWAS: OPEN ;ACTUAL DATA.
RSTRT: RSTRT ;RESTART ADDRESS AFTER END OF PASS
WDRM: OPEN ;WORDS TO MEMORY PER ITERATION
WDRF: OPEN ;WORDS FROM MEMORY PER ITERATION
INTR: OPEN ;# OF INTERRUPTS PER ITERATION

```

```

000122- 000103
000224-
*****
331
333 000224- 000000
334 000226- 000000
335 000230- 000002
337
338
339
340 000232- 170400
341 000234-
342 000234- 170402
343
344
345
346 000236- 170404
347 000240- 170406
348
349
350
351
352
353 000242- 000000
354 000244- 000000
355 000246- 000000
356 000250- 000000
357 000252- 000000
358 000254- 000000
359 000256- 000052
360 000260- 000000
361 000262- 000310
362 000264- 000000
363 000266- 000000
364 000270- 000000
365 000272- 000000
366 000274- 000000
367 000276- 000000
368
369
370
371 000300- 012767 020064 177612
372 000300- 012767 000190 177600
373 000314- 012767 000100 177574
374 000322- 016700 177460
375 000326- 010067 177700
376 000332- 062700 000092
377 000336- 010067 177675
378 000342- 062700 000002
379 000346- 010067 177664
380 000352- 062700 000092
381 000356- 010067 177656
382 000362- 005067 177676
383
*****
IDNTH: 103 ;MODULE IDENTIFICATION NUMBER=103
MODSP:
*****
;*****OPTIONAL USPR SUPPLIED IN *****
CLSTCH: .WORD 0 ;USER SUPPLIED LAST SAMPLED CH
NLSTCH: .WORD 0 ;USER SUPPLIED LAST NOISE CH.
OFFALL: .WORD 2 ;USER SUPPLIED TOLERANCE FOR SAMPLE
*****
;*****REGISTER AND VECTOR ADDRESS *****
ADSR: .WORD 170400 ;A/D CSR ADDRFS5
DAC: .WORD 170402 ;DAC (WRITE ONLY) AND BUFFER REG (READ ONLY)
;THE FOLLOWING ARE KW11K ADDRESSES IF A KW11K EXISTS.
ASR: .WORD 170404 ;CLOCK A CSR.
ABR: .WORD 170406 ;CLOCK A PRESET BUFFER.
*****
;*****FLAGS, COUNTERS AND OTHER REGISTERS *****
WHO: .WORD 0 ;0=RMS NOISE, 1=PEAK NOISE
INTFLG: .WORD 0 ;USED IN LOGIC TEST TO INDICATE AN A/D INTR.
FREQ: .WORD 0 ;USED TO HOLD CURRENT DAC VALUE.
EDGS: .WORD 0 ;HOLD CURRENT EDGE VALUE.
TMP: .WORD 0 ;TEMP WORKING AREA.
ARMX: .WORD 0 ;USED TO HOLD RMS NOISE VALUE.
ARMLIM: .WORD 50. ;RMS NOISE LIMIT.
APK: .WORD 0 ;USED TO HOLD A/D PEAK NOISE VALUE.
APKLM: .WORD 200. ;A/D PEAK NOISE LIMIT.
NCCN: .WORD 0 ;CURRENT NOISE CHAN.
CCH: .WORD 0 ;CURRENT SAMPLE CHAN.
PASSCNT: .WORD 0 ;PASS CNT.
NUMBA1: .WORD 0
NUMBA2: .WORD 0
NUMBA3: .WORD 0
*****
START: MOV #8244, INTR ;8244 INTERRUPTS/ITERATION
MOV #64, WDT ;64 WORDS TO MEM/ITERATION
MOV #64, WDFR ;64 WORDS FROM /ITERATION
MOV ADDR, RO ;GET BASE ADDR OF A/D.
MOV RO, ASR ;FIX A/D CSR ADDR.
ADD #2, RO ;BUFFER REG=CSR+2.
MOV RO, ABR ;FIX BUFFER REG ADDR.
ADD #2, RO ;CLOCK CSR=BUFFER REG+2.
MOV RO, ASR ;FIX CLOCK CSR ADDR.
ADD #2, RO ;PRESET ADDR=CSR+2.
MOV RO, ABR ;FIX CLOCK PRESET REG ADDR.
CLR NCCN ;CLEAR 1ST CHAN. FOR NOISE.

```



```

384 ;*****
385 ;CONVERT ARMLIN TO ASCII AND
386 ;STORE AT DECIM
387 000366 104421 000000 000256 BTOD$,BEGIN,ARMLIN,DECIM
388 000374 002570
389 ;*****
390
391
392 000376 116767 002170 002375 MOVR DECIM+2,P7 ;NOW WE WILL PUT IT
393 000404 116767 002163 002371 MOVR DECIM+3,P7+2 ;INTO THE ASCII
394 000412 116767 002156 002364 MOVR DECIM+4,P7+3 ;MESSAGE THAT WE TYPE OUT.
395 ;*****
396 ;CONVERT APKLM TO ASCII AND
397 ;STORE AT DECIM
398
399 000420 104421 000000 000262 BTOD$,BEGIN,APKLM,DECIM
400 000426 002570
401 ;*****
402 000430 116767 002136 002355 MOVR DECIM+2,P8 ;NOW WE WILL PUT IT
403 000438 116767 002131 002351 MOVR DECIM+3,P8+2 ;INTO THE ASCII MESSAGE
404 000444 116767 002124 002344 MOVR DECIM+4,P8+3 ;THAT WE TYPE OUT.
405
406
407
408
409 ;*
410 ;*LOGIC TEST #1
411 ;*IN THIS TEST WE WILL SEE IF THE A/D RESPONDS TO ITS
412 ;*ADDR. IF NOT, A DEC/K11 "SYS ERROR..." WILL OCCUR
413
414 000452 005777 177554 LOG1: TST @ADSR ;ADDRESS THE A/D
415
416 ;*
417 ;*LOGIC TEST #2
418 ;*IN THIS TEST WE WILL SEE IF THE CLOCK RESPONDS TO ITS ADDR, ONLY
419 ;*IF THE CLOCK OPTION IS SELECTED BY SR1.
420
421 000456 104407 000000 LOG2: BREAKS$,BEGIN ;TEMPORARY RETURN TO MONITOR...
422 000462 104407 000000 BREAKS$,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
423 000466 032767 000001 177322 BIT #BIT0,SR1 ;IS CLOCK OPTION SELECTED?
424 000474 001402 BRQ LOG3 ;RR IF NOT TO NEXT TEST.
425
426 000476 005777 177534 TST @ASR ;CLOCK WAS SELECTED, WILL IT RESPOND?
427
428 ;*
429 ;*LOGIC TEST #3
430 ;*IN THIS TEST WE WILL SEE IF THE A/D WILL INTERRUPT.
431
432 000502 005067 177536 LOG3: CLR INTPLG ;CLEAR A/D DID INTR. FLAG.
433 000506 012777 000600 177274 MOV #15,@VECTOR ;SET UP VECTOR ADDR.
434 000514 012777 000101 177510 MOV #101,@ADSR ;START A CONVERSION, SHOULD INTERRUPT.
435 ; BEFORE BREAK TIME IS OVER.
436
437 000522 104407 000000 BREAKS$,BEGIN ;TEMPORARY RETURN TO MONITOR...
438 000526 104407 000000 BREAKS$,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
439

```

```

440 000532 005767 177506 TST INTPLG ;DID THE A/D INTERRUPT?
441 000536 001027 LOG4: BNE LOG4 ;IF SO, NEXT TEST
442 000540 016767 177466 177332 MOV ADSR,CSRA ;SET ADDR. OF AD CSR FOR ERROR TYPEOUT.
443 000546 017767 177460 177326 MOV @ADSR,@CSR ;RECORD CONTENTS OF CSR.
444 000554 005077 177452 CLR @ADSR ;STOP A/D
445 000560 012767 000011 177320 MOV #11,ERRTYP ;MISSING INTERRUPT
446 ;*****
447 000566 104405 000000 000000 HDRDR$,BEGIN,NULL ;A/D FAILED TO INTERRUPT
448 ;*****
449 000574 104410 000000 ENDS$,BEGIN
450
451 ;*A/D SHOULD INTR. TO HERE.
452 000600 005077 177426 1S: CLR @ADSR ;STOP A/D.
453 000604 005777 177424 TST @ADSR ;CLEAR CSR BIT07.
454 000610 005267 177430 INC INTPLG ;INDICATE THAT IT DID INTR.
455 000614 000002 RTI ;EXIT INTR.
456
457 ;*
458 ;*LOGIC TEST #4
459 ;*THIS TEST WILL ONLY BE DONE IF THE CLOCK OPTION IS SELECTED
460 ;*IN THIS TEST WE WILL SEE IF THE OVERFLOW OF CLOCK 1 WILL
461 ;*TRIGGER A CONVERSION IN THE A/D
462
463
464 000616 032767 000001 177172 LOG4: BIT #BIT0,SR1 ;IS THE CLOCK OPTION SELECTED?
465 000624 001451 BRQ LOG5 ;IF NOT, GOTO NEXT TEST.
466
467 000626 012777 177777 177404 MOV #177777,@ABR ;PRESET CLOCK FOR ALL ONES.
468 000634 012777 000040 177370 MOV @BITS,@ADSR ;SET OVERFLOW ENABLE IN A/D.
469 000642 012777 000011 177366 MOV #11,@ASR ;START CLOCK, 1MHz, GO.
470 000650 005000 CLR RO ;SET FOR DELAY LOOP.
471
472 000652 104407 000000 1S: BREAKS$,BEGIN ;TEMPORARY RETURN TO MONITOR...
473 000656 104407 000000 BREAKS$,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
474 000662 105777 177350 TSTR @ASR ;IS THE CLOCK OVERFLOW SET?
475 000666 100402 BMI ZS ;YES-EXIT LOOP.
476 000670 105200 INCR RO ;NO, IS DELAY EXCEEDRD?
477 000672 001367 BNE IS ;NO-CONTINUE DELAY.
478
479 000674 017767 177336 2S: MOV @ASR,ASTAT ;RECORD CONTENTS OF CLOCK CSR.
480 000678 005077 177330 CLR @ASR ;CLEAR THE CLOCK.
481
482
483 000706 105777 177320 TSTB @ADSR ;IS DONE FLAG SET?
484 000712 100416 BMI LOG5 ;IF YES NEXT TEST.
485
486 000714 016767 177312 177156 MOV ADSR,CSRA ;IF NOT, ERROR
487 000722 017767 177304 177152 MOV @ADSR,@CSR ;RECORD A/D CSR ADDR.
488 000730 012767 000046 177150 MOV #46,ERRTYP ;RECORD CONTENTS OF A/D CSR.
489 ;*****
490 000736 104405 000000 000000 HDRDR$,BEGIN,NULL ;CLOCK OVERFLOW FAILED TO TRIGGER A/D CONVERSION
491 ;*****
492
493 ;FOR THIS ERROR YOU MIGHT CHECK
494 ;TO SEE IF A OVERFLOW IS WIRED TO
495 ;A/D INPUT.

```



```

ADBR DEC/111 12-OCT-78 11:43
*****
008 001436* 104403 000000* 002616* MSGNS,BEGIN,MSG5 ;ASCII MESSAGE CALL WITH COMMON HEADER
009
010
011 001444* ENDP:
012 001450* 005267 176620 INC PASSCNT ;UPDATE PASS COUNT.
013 001450* 032767 000000 BIT #BIT2,SR1 ;DOING MULTIPLE NOISE CHANNELS?
014 001456* 001012 BNE ZS ;YES - GET THE NEXT ONE
015 001460* 026727 176604 000001 1S: CMP PASSCNT,#1 ;DONE ENOUGH PASSES?
016 001466* 003417 BGE ;NO-DO ENDPASS
017 001476* 001013 BIT #BIT0,SR1 ;ARE WE CONNECTED TO THE KW11K OPTION?
018 001476* 001013 BNE ZS ;IF SO THE 1 MIN IS UP ON ONE PASS.
019
020 001500* 000167 177450 JMP ADRMS1 ;NO DO AGAIN.
021
022 001504* 005267 176554 176510 2S: INC NCCH ;POINT TO NEXT CH.
023 001510* 026767 176550 176510 CMP NCCH,CLSTCH ;EXCEED LAST NOISE CH?
024 001516* 011760 BLOS IS ;NO-TEST THIS CH
025 001524* 000755 CLR NCCH ;YES - START AGAIN ON CH. 0.
026 001524* 000755 IS ;GO TEST CH 0.
027
028 001526* 032767 000002 176262 3S: BIT #BIT1,SR1 ;ARE WE DOING VOLTAGE SAMPLING?
029 001534* 001503 BEQ ERNDR ;NO - END PASS
030 001536* 005067 176524 CLR CCH ;YES - START WITH CH 0.
031
032 001542* 026767 176520 176454 4S: CMP CCH,CLSTCH ;DONE ALL CHANNELS?
033 001550* 003075 RGT ERNDR ;YES - REPORT END PASS.
034 001552* 005003 CLR R3 ;R3 WILL HOLD SAMPLE.
035 001554* 012700 MOV #R3,R0 ;SET TO TAKE 3 SAMPLES
036 001560* 012777 001610 MOV #S,@VECTOR ;SET VECTOR FOR INTERRUPT
037 001570* 016701 176474 MOV CCH,R1 ;GET CH. NUMBER
038 001572* 000301 SWAB R1 ;FIX RIGHT POSITION IN CSR.
039 001574* 052701 000101 BVS R1 ;ADD INTO ENABLE AND GO.
040 001604* 104400 000000* 5S: MOV @ADSR ;START A/D
041 001610* 6S: EXIT$,BEGIN ;EXIT TO MONITOR. MODULE WAIT FOR INTERRUPT.
042
043 -----
044 001610* 000004 000000* 001616* ;-----
045 ;DTOS,BEGIN,7S ; QUEUE UP TO CONTINUE AT 7S AND RTI
046
047 001616* 067703 176412 7S: ADD @ADBR,R3 ;ADD THIS SAMPLE TO TOTAL
048 001624* 005300 DEC C ;ALL DONE ALL SAMPLES?
049 001624* 001365 BNE S5 ;NO - DO NEXT ONE.
050
051 001626* 006203 ASR R3 ;YES NOW WE
052 001630* 008203 ASR R3 ;MUST DIVIDE BY
053 001632* 006603 ASR R3 ;8 TO GET THE
054 001634* 005603 ADC R3 ;SAMPLE AVERAGE.
055 001636* 016700 176424 MOV CCH,R0 ;NOW GET CH. NUMBER
056 001642* 010101 ASL R1 ;FORM AN OFFSET
057 001644* 010301 MOV R3,R1 ;SAVE NEW SAMPLE VALUE.
058 001646* 166003 SUB RECSAM(0),R3 ;GET THE DIFFERENCE BETWEEN
059 ;AND THE NEW ONE WE JUST GOT
060 001652* 100001 BPL S5 ;AND THE NEW ONE WE JUST GOT
061 001654* 005403 NEG R3 ;IF POSITIVE WE'RE OK
062 001656* 020367 176346 8S: CMP R3,OFFALL ;OTHERWISE MAKE IT POSITIVE.
063 001662* 003424 BLE S5 ;IS IT WITHIN TOLERANCE?
;YES DO NEXT CH

```

```

ADBR DEC/111 12-OCT-78 11:43
*****
664
665
666 ;*****
667 ;CONVERT CCH TO ASCII AND
668 ;STORE AT CHANN
669 001664* 104420 000000* 000266* OTOAS,BEGIN,CCH,CHANN
670 001672* 003332*
671
672 001674* 016067 003112* 176372 MOV RECSAM(0),NUMRA2 ;*****
673 ;CONVERT NUMRA2 TO ASCII AND
674 ;STORE AT OLDS
675
676 001702* 104420 000000* 000274* OTOAS,BEGIN,NUMRA2,OLDS
677 001710* 003312*
678
679 ;*****
680 ;CONVERT NUMRA3 TO ASCII AND
681 ;STORE AT NEWS
682 001712* 104430 000000* 000276* OTOAS,BEGIN,NUMRA3,NEWS
683 001720* 003332*
684
685 ;*****
686 ;PUT NEW INTO OLD.
687 MOV R1,RECSAM(R0)
688
689 001726* 104403 000000* 002654* MSGNS,BEGIN,MSG12 ;ASCII MESSAGE CALL WITH COMMON HEADER
690 001734* 005267 176326 10S: INC CCH ;LOOK AT NEXT CHAN.
691 001740* 000167 177576 JMP 4S ;GO TEST IT
692
693 ENDP:
694 001744* 001744* 000000* ENDITS,BEGIN ;SIGNAL END OF ITERATION.
695 001750* 000167 177154 JMP RSTRT ;MONITOR SHALL TEST END OF PASS
696
697 ;USING SUCC*SSIVE APPROXIMATION AND WRAPAROUND DAC DEFINED IN R1.
698
699 SAR: MOV #200,R2 ;R2 = MSB OF DAC
700 CLR (R1) ;GET RID OF "ONES"
701 CLR FRED ;START WITH ZFRO DAC
702 001762* 005067 176260 BIT: ADD R2,FRED ;TRY THIS BIT
703 001766* 060767 176294 MOV FRED,(R1) ;LOAD DAC.
704 001776* 005003 CLR R3 ;INIT HIGH COUNT
705 002000* 012704 001000 CONV: MOV #512,R4 ;R4 = # OF SAMPLES IN A BURST
706 002004*
707
708 002004* 032767 000001 176004 BIT #BIT0,SR1 ;IS CLOCK SELECTED?
709 002012* 001004 BNE IS ;YES GOTO HANDLER.
710
711 002014* 052777 000001 176210 BIS #BIT0,@ADSR ;NO - SET GO BIT IN A/D.
712 002022* 000420 BR ZS ;GOTO ZS
713
714 002024* 004767 000356 1S: JSR PC,RANDY ;GET A RANDOM NUMBER.
715 002030* 005077 176202 CLR GASR ;MAKE SURE THE CLOCK'S CSP IS CLEAR.
716 002034* 052767 177770 000426 BIS #177770,RNA ;MAKE SURE OF HIGH NUMBER.
717 002042* 016777 000422 176170 MOV RNA,@ABR ;SET CLOCK PRESET REG.
718 002050* 052777 000040 BIS #BIT5,@ADSR ;SET OVERFLOW ENABLE.
719

```

```

720 002056* 012777 000011 176152      MOV    #11,@ASR          ;START CLOCK
721 002064*              176152      2S:   EXITS                ;RETURN TO MONITOR.
722 002065*              176152      WAIT:  ;
723 002066* 000004 000000* 002074*  ;
724  ;
725  ;
726  ;
727 002074* 027767 176134 176146 1S:   CMP    @ADDR,EDGE      ;> OR = EDGE?
728 002102* 103401              ;BRANCH IF <EDGE
729 002103* 005204              INC    R3              ;COUNT IF > OR =EDGE
730 002105* 005204              DRC    R4              ;COUNT THROUGH BURST
731 002110* 001335              BNE   CONV            ;BRANCH IF NOT DONE
732 002112* 020300              CMP    R3,R0          ;HIGH COUNT > % OF 512 CONVERSIONS?
733 002114* 003482              BLE   3S             ;BRANCH TO AVE BIT IN
734 002116* 160207 176124              SUB   R2,FRED        ;TAKE BIT OUT
735 002122* 006202              ASR   R2              ;NEXT BIT
736 002124* 001320              BNE   BIT            ;AND GO RESOLVE IT IF NOT DONE
737 002126* 005767 176114              FST   FRED           ;CHECK FOR ALL ZEROS
738 002132* 001405              BEQ   WRPERR        ;BRANCH IF INVALID RESULT
739 002134* 026727 176106 000377      CMP    FRED,#377     ;CHECK FOR ALL ONES
740 002142* 001401              BEQ   WRPERR        ;BRANCH IF INVALID RESULT
741 002144* 000207              RTS                  ;RETURN TO ADDR1 OR ADDR1
742  ;
743  ;
744  ;
745  ;
746 002146* 005077 176060      WRPERR: CLR @ADDR     ;STOP A/D
747 002152* 004767 000320      JSR    PC,ERCOM     ;GET ERROR PARAMETERS
748  ;
749  ;
750 002156* 104405 000000* 000000      ;*****
751  ;
752 002164* 005767 176052      HRDERS,BEGIN,NULL   ;NOISE TEST WRAPAROUND ERROR
753  ;
754  ;
755 002200* 000403              TST   WNO            ;SEE WHICH TEST WE WERE DOING.
756  ;
757  ;
758 002202* 104403 000000* 002676*  MSGNS,BEGIN,MSG11   ;ASCII MESSAGE CALL WITH COMMON HEADER
759  ;
760  ;
761  ;
762  ;
763  ;
764  ;
765  ;
766 002222* 005000              CLR    R0            ;INIT R0 FOR RUNNING SUM
767 002224* 012704 001000      MOV    #512,R4       ;BURST OF 512 CONVERSIONS
768 002230* 012701 100000      MOV    #BIT15,R1     ;INIT HIGH COUNT TO NEGATIVE #
769 002234* 012702 040000      MOV    #BIT14,R2     ;INIT LOW COUNT TO POSITIVE #
770 002240*              ;
771  ;
772  ;
773  ;
774  ;
775 002250* 052777 000001 175550      BIT   #BIT0,SRI     ;IS CLOCK SELECTED?
776  ;
777  ;
778  ;
779  ;
780  ;
781  ;
782  ;
783  ;
784  ;
785  ;
786  ;
787  ;
788  ;
789  ;
790  ;
791  ;
792  ;
793  ;
794  ;
795  ;
796  ;
797  ;
798  ;
799  ;
800  ;
801  ;
802  ;
803  ;
804  ;
805  ;
806  ;
807  ;
808  ;
809  ;
810  ;
811  ;
812  ;
813  ;
814  ;
815  ;
816  ;
817  ;
818  ;
819  ;
820  ;
821  ;
822  ;
823  ;
824  ;
825  ;
826  ;
827  ;
828  ;
829  ;
830  ;
831  ;

```

```

776 002256* 000420      BR    2S             ;GOTO 2S
777  ;
778  ;
779  ;
780  ;
781  ;
782  ;
783  ;
784  ;
785  ;
786  ;
787  ;
788  ;
789  ;
790  ;
791  ;
792  ;
793  ;
794  ;
795  ;
796  ;
797  ;
798  ;
799  ;
800  ;
801  ;
802  ;
803  ;
804  ;
805  ;
806  ;
807  ;
808  ;
809  ;
810  ;
811  ;
812  ;
813  ;
814  ;
815  ;
816  ;
817  ;
818  ;
819  ;
820  ;
821  ;
822  ;
823  ;
824  ;
825  ;
826  ;
827  ;
828  ;
829  ;
830  ;
831  ;

```

```

832
833 002524* 104421 000000* 000272* ;STORE AT DECTM
834 002532* 002570* ;*****
835 ;*****
836 002534* 116767 000032 000323 ;MOVE DECIM+2, VALUE ;MOVE CONVERTED VALUES TO ASCII BUFFER
837 002542* 116767 000025 000317 ;MOVE DECIM+3, VALUE+2 ;FOR TYPED OUT OF ERROR
838 002550* 116767 000020 000312 ;MOVE DECIM+4, VALUE+3 ;ON RETURN
839 ;*****
840 ;*****
841 ;CONVERT NCCH TO ASCII AND
842 002556* 104420 000000* 000264* ;STORE AT CHANN
843 002564* 003332* ;*****
844 ;*****
845 002566* 000207 ;RTS PC ; EXIT TO CALLER.
846
847 002570* 000003 ;DECIM: .BLKW 3
848
849 ;ASCII MESSAGES AND POINTERS
850
851 002576* 002722* ;MSG1: P2 ;ON CHAN
852 002600* 003336* ;CHANN+4 ; (CHAN NUMBER 2 DIGITS)
853 002602* 002714* ;P1 ; & A/D
854 002604* 002753* ;P4 ; RMS
855 002606* 002767* ;P6 ; NOISE =
856 002626* 002767* ;VALUE ; (CONVERTED BELOW) X.XX LSB (LIMIT =
857 002612* 003001* ;P7 ; 0.50 LSB) "THIS VALUE WILL CHANGE IF OPERATOR CHANGES
858 002614* 177777* ;-1 ; MESSAGE TERMINATOR.
859
860 002616* 002722* ;MSG5: P2 ;ON CHAN
861 002620* 003336* ;CHANN+4 ; (CHAN NUMBER 2 DIGITS)
862 002622* 002714* ;P1 ; & A/D
863 002624* 002767* ;P5 ; PEAK
864 002626* 002767* ;P6 ; NOISE =
865 002630* 003065* ;VALUE ; (CONVERTED VALUE) X.XX LSB (LIMIT =
866 002632* 003013* ;P8 ; 2.00 LSB) "THIS VALUE WILL CHANGE IF OPERATOR CHANGES
867 002634* 177777* ;-1 ; MESSAGE TERMINATOR
868
869 002636* 002714* ;MSG11: P1 ; & A/D
870 002640* 002767* ;P5 ; PEAK
871 002642* 003043* ;P13 ; WRAPAROUND
872 002644* 002722* ;P5 ; ERROR
873 002646* 002722* ;P2 ; ON CHAN
874 002650* 003336* ;CHANN+4 ; (CHAN NUMBER 2 DIGITS)
875 002652* 177777* ;-1 ; MESSAGE TERMINATOR
876
877 002654* 002714* ;MSG12: P1 ; & A/D
878 002656* 003057* ;P15 ; ERROR
879 002660* 002722* ;P2 ; ON CHAN
880 002662* 003336* ;CHANN+4 ; (CHAN NUMBER 2 DIGITS)
881 002664* 002734* ;P3 ; OLD VALUE
882 002666* 003314* ;OLDS+2 ; A/D READING 4 DIGITS
883 002670* 003025* ;P9 ; NEW VALUE =
884 002672* 003324* ;NEWS+2 ; "NEW A/D READING 4 DIGITS
885 002674* 177777* ;-1 ; MESSAGE TERMINATOR.
886
887 002676* 002714* ;MSG13: P1 ; & A/D
  
```

```

888 002700* 002753* ;P4 ; RMS
889 002702* 003043* ;P13 ; WRAPAROUND
890 002704* 003057* ;P15 ; ERROR
891 002706* 002722* ;P2 ; ON CHAN
892 002710* 003336* ;CHANN+4 ; (CHAN NUMBER 2 DIGITS)
893 002712* 177777* ;-1 ; MESSAGE TERMINATOR.
894
895 002714* 040445 042057 000040 P1: .ASCIZ "A/D "
896 002722* 047440 020116 044103 P2: .ASCIZ " ON CHAN "
897 002730* 047101 000040
898 002734* 020073 046117 020104 P3: .ASCIZ "; OLD VALUE = "
899 002742* 040526 052514 020105
900 002750* 020075 000
901 002753* 122 051515 000040 P4: .ASCIZ "RMS "
902 002760* 000
903 002761* 120 040505 020113 P5: .ASCIZ "PEAK "
904 002766* 000
905 002767* 116 044517 042523 P6: .ASCIZ "NOISE = "
906 002774* 036440 000040
907 003000* 000
908 003001* 000 032456 020060 P7: .ASCIZ "0.50 LSB)"
909 003006* 051514 024502 000
910 003013* 052 030056 020060 P8: .ASCIZ "2.00 LSB)"
911 003020* 051514 024502 000
912
913 003025* 040 042516 020127 P9: .ASCIZ " NEW VALUE = "
914 003032* 040526 052514 020105
915 003040* 020075 000
916 003043* 127 040522 040520 P13: .ASCIZ "WRAPAROUND "
917 003050* 047522 047125 020104
918 003056* 000
919 003057* 005 051122 051117 P15: .ASCIZ "ERROR"
920 003064* 000
921
922 003066* 130 054056 020130 VALUE: .ASCIZ "X.XX LSB (LIMIT = "
923 003073* 051514 020102 046050
924 003100* 046511 052111 036440
925 003106* 000040
926 003110* 000
927
928 ;.BYTE
929 003112* 003112* RECSAM: .BLKW 64. ;USED TO STORE A/D RESULTS ON UP TO 64. CHANS.
930 000100
931 003312* 000003 ;OLD: .BLKW 3 ;USED FOR STORE OF ASCII OF OLD SAMPLE VALUE.
932 003320* 000000 ;NEWS: .BLKW 3 ;USED FOR STORE OF ASCII NEW SAMPLE VALUE.
933 003322* 000003 ;WORD 0
934 003330* 000000 ;WORD 0
935 003330* 000003 ;WORD 3 ;USED FOR STORAGE OF ASCII OF CHAN. NUMBER.
936 003340* 000000 ;WORD 0
937 000001 ;END
  
```


